



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
 United States Patent and Trademark Office
 Address: COMMISSIONER FOR PATENTS
 P.O. Box 1450
 Alexandria, Virginia 22313-1450
 www.uspto.gov

BIB DATA SHEET

CONFIRMATION NO. 3051

| | | | | | |
|---|---|--|---|--|---|
| SERIAL NUMBER 10/811,835 | FILING or 371(c) DATE 03/30/2004 RULE | CLASS 438 716 | GROUP ART UNIT 2825 | ATTORNEY DOCKET NO. 030712-29 | |
| APPLICANTS Kazuaki Goto, Miyazaki, JAPAN; Reiko Harada, Miyazaki, JAPAN; ** CONTINUING DATA ***** ** FOREIGN APPLICATIONS ***** ** IF REQUIRED, FOREIGN FILING LICENSE GRANTED ** 06/07/2004 | | | | | |
| Foreign Priority claimed <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No 35 USC 119(a-d) conditions met <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No Verified and /HELEN ROSSOSHEK/ Acknowledged Examiner's Signature | <input type="checkbox"/> Met after Allowance Initials | STATE OR COUNTRY JAPAN | SHEETS DRAWINGS 6 | TOTAL CLAIMS 15 9 | INDEPENDENT CLAIMS 3 2 |
| ADDRESS Studebaker & Brackett PC One Fountain Square 11911 Freedom Drive, Suite 750 Reston, VA 20190 UNITED STATES | | | | | |
| TITLE Method of designing a circuit layout of a semiconductor device | | | | | |
| FILING FEE RECEIVED 770 | FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following: | | <input type="checkbox"/> All Fees <input type="checkbox"/> 1.16 Fees (Filing) <input type="checkbox"/> 1.17 Fees (Processing Ext. of time) <input type="checkbox"/> 1.18 Fees (Issue) <input type="checkbox"/> Other _____ <input type="checkbox"/> Credit | | |